Background
In the Chair of High Frequency Electronics, a new transmitter type is implemented. This transmitter utilizes parallelization in form of an analog inverse Fourier transformation within the RF-DAC stage. Therefore, several RF-DACs are implemented operating at different frequencies. A special digital signal processing block is providing to the 16 different RF-DACs the required baseband data. The complex transmitter system can be implemented by using discrete components. The baseband processing and the programming of those discrete components shall be done by a FPGA assisted test setup.

Tasks
The thesis scope will be adjusted whether it becomes a master or bachelor thesis. The first task is to fully understand the new transmitter architecture. The FPGA assisted prototype will consists of several sub-PCBs containing PLLs, DACs, IQ modulator phase shifters etc.:
- A first sub-PCB is already implemented. This shall be characterised and if needed an updated and produced multiple times.
- The Xilinx Virtex-7 based setup connecting the sub-PCBs to the FPGA should be established.
- Further tasks is based on implementing the baseband signal processing in the FPGA and testing the performance of the transmitter prototype under certain conditions.


Contact
Oner Hanay
Kopernikusstraße 16, 52074 Aachen
ICT cubes, 5th Floor, Room 540
+49 241 80 24646
oner.hanay@hfe.rwth-aachen.de
www.hfe.rwth-aachen.de